Multi-pumping for resource reduction in FPGA high-level synthesis
Canis, Andrew, Anderson, Jason H., Brown, Stephen D.
Published in 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE) (01.01.2013)
Published in 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE) (01.01.2013)
Get full text
Conference Proceeding
Toward Automated ECOs in FPGAs
Ling, A C, Brown, S D, Safarpour, S, Jianwen Zhu
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.01.2011)
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.01.2011)
Get full text
Journal Article
FPGA Logic Synthesis Using Quantified Boolean Satisfiability
Ling, Andrew, Singh, Deshanand P., Brown, Stephen D.
Published in Lecture notes in computer science (2005)
Published in Lecture notes in computer science (2005)
Get full text
Book Chapter
Conference Proceeding
Mapping arbitrary logic functions into synchronous embedded memories for area reduction on FPGAs
Chiu, Gordon R, Singh, Deshanand P, Manohararajah, Valavan, Brown, Stephen D
Published in International Conference on Computer Aided Design: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design : San Jose, California; 05-09 Nov. 2006 (05.11.2006)
Published in International Conference on Computer Aided Design: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design : San Jose, California; 05-09 Nov. 2006 (05.11.2006)
Get full text
Conference Proceeding
Scalable Synthesis and Clustering Techniques Using Decision Diagrams
Ling, A.C., Jianwen Zhu, Brown, S.D.
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.03.2008)
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.03.2008)
Get full text
Journal Article
Predicting Interconnect Delay for Physical Synthesis in a FPGA CAD Flow
Manohararajah, V., Chiu, G.R., Singh, D.P., Brown, S.D.
Published in IEEE transactions on very large scale integration (VLSI) systems (01.08.2007)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.08.2007)
Get full text
Journal Article
Functionally linear decomposition and synthesis of logic circuits for FPGAs
Czajkowski, Tomasz S., Brown, Stephen D.
Published in 2008 45th ACM/IEEE Design Automation Conference (08.06.2008)
Published in 2008 45th ACM/IEEE Design Automation Conference (08.06.2008)
Get full text
Conference Proceeding
A Multithreaded Soft Processor for SoPC Area Reduction
Fort, B., Capalija, D., Vranesic, Z.G., Brown, S.D.
Published in 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (01.04.2006)
Published in 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (01.04.2006)
Get full text
Conference Proceeding
Fast toggle rate computation for FPGA circuits
Czajkowski, T.S., Brown, S.D.
Published in 2008 International Conference on Field Programmable Logic and Applications (01.09.2008)
Published in 2008 International Conference on Field Programmable Logic and Applications (01.09.2008)
Get full text
Conference Proceeding
Incremental placement for structured ASICs using the transportation problem
Ling, Andrew C., Singh, Deshanand P, Brown, Stephen D.
Published in 2007 IFIP International Conference on Very Large Scale Integration (01.10.2007)
Published in 2007 IFIP International Conference on Very Large Scale Integration (01.10.2007)
Get full text
Conference Proceeding
BddCut: Towards Scalable Symbolic Cut Enumeration
Ling, A.C., Jianwen Zhu, Brown, S.D.
Published in 2007 Asia and South Pacific Design Automation Conference (01.01.2007)
Published in 2007 Asia and South Pacific Design Automation Conference (01.01.2007)
Get full text
Conference Proceeding