HIGH PERFORMANCE CHIP PACKAGING METHOD
KISHOR V DESAI, TIMOTHY F CARDEN, RANDALL STUTZMAN, GEORGE H THIEL, GLENN O DEARING, STEPHEN R ENGLE
Year of Publication 28.08.2009
Get full text
Year of Publication 28.08.2009
Patent
Structure to accommodate increase in volume expansion during solder reflow
CALETKA DAVID V, HENDERSON DONALD W, LEHMAN LAWRENCE P, DARBHA KRISHNA, THIEL GEORGE H
Year of Publication 21.09.2006
Get full text
Year of Publication 21.09.2006
Patent
Wafer with semiconductor chips mounted thereon
SATHE SANJEEV B, INFANTOLINO WILLIAM, MARKOVICH VOYA R, THIEL GEORGE H
Year of Publication 22.11.2005
Get full text
Year of Publication 22.11.2005
Patent
Negative volume expansion lead-free electrical connection
CALETKA, DAVID V, DARBHA, KRISHNA, LEHMAN, LAWRENCE P, THIEL, GEORGE H, HENDERSON, DONALD W
Year of Publication 11.05.2005
Get full text
Year of Publication 11.05.2005
Patent
NEGATIVE VOLUME EXPANSION LEAD-FREE ELECTRICAL CONNECTION
LEHMAN, LAWRENCE, P, THIEL, GEORGE, H, DARBHA, KRISHNA, HENDERSON, DONALD, W, CALETKA, DAVID, V
Year of Publication 12.04.2005
Get full text
Year of Publication 12.04.2005
Patent
Semiconductor chip module and method of manufacture of same
SATHE SANJEEV B, INFANTOLINO WILLIAM, MARKOVICH VOYA R, THIEL GEORGE H
Year of Publication 29.06.2004
Get full text
Year of Publication 29.06.2004
Patent
NEGATIVE VOLUME EXPANSION LEAD-FREE ELECTRICAL CONNECTION
DAVID, V. CALETKA, GEORGE, H. THIEL, DONALD, W. HENDERSON, LAWRENCE, P. LEHMAN, KRISHNA DARBHA
Year of Publication 11.03.2004
Get full text
Year of Publication 11.03.2004
Patent